| |||
| 分段記憶體結構 (A memory-access technique typified by Intel 80x86 processors. Memory is divided into 64-KB segments in this architecture for addressing locations under the 16-bit address scheme; 32-bit schemes can address memory in segments as large as 4 GB) | |||
